

Fig. 1




Fig. 2






Fig. 3A

310
312 TOP:TOP 314



FPU:FPU0



322

321b

321a

329

Fig. 3B

320




Fig. 3C




Fig. 3D

44




Fig. 4A




Fig. 4B

```

ENTITY FXUCHK IS
  PORT(  S_IN      : IN std_ulogic;
          Q_IN      : IN std_ulogic;
          R_IN      : IN std_ulogic;
          clock     : IN std_ulogic;
          fails     : OUT std_ulogic_vector(0 to 1);
          counts    : OUT std_ulogic_vector(0 to 2);
          harvests  : OUT std_ulogic_vector(0 to 1));
);

452 {--!! BEGIN
452 {--!! Design Entity: FXU;
453 {--!! Inputs
453 {--!! S_IN      => B.C.S;
453 {--!! Q_IN      => A.Q;
453 {--!! R_IN      => R;
453 {--!! CLOCK     => clock;
453 {--!! End Inputs
454 {--!! Fail Outputs;
454 {--!! 0 : "Fail message for failure event 0";
454 {--!! 1 : "Fail message for failure event 1";
454 {--!! End Fail Outputs;
455 {--!! Count Outputs;
455 {--!! 0 : <event0> clock;
455 {--!! 1 : <event1> clock;
455 {--!! 2 : <event2> clock;
455 {--!! End Count Outputs;
456 {--!! Harvest Outputs;
456 {--!! 0 : "Message for harvest event 0";
456 {--!! 1 : "Message for harvest event 1";
456 {--!! End Harvest Outputs;
457 {--!! End;

458 {ARCHITECTURE example of FXUCHK IS
458 {BEGIN
458 {... HDL code for entity body section ...
458 {END;

```

Fig. 4C





Fig. 4D

Fig. 4E






Fig. 5A

420




Fig. 5B





Fig. 6A




Fig. 6B
design cycle




Fig. 7




FIG. 8

(Prior Ant)

entity fsm: fsm

850




FIG. 8A

(Prior Art)

entity fsm TS

PORT(

.... ports for entity fsm

);

ARCHITECTURE fsm of fsm TS

BEGIN

.... HDL code for fsm and rest of the entity...

fsm-state(0 to 2) <= ... signal 801 ...

```
853 {  
859 {  
854 {  
855 {  
856 {  
857 {  
858 {  
      --!! Embedded fsm : examplefsm;  
      --!! clock : (fsm_clock);  
      --!! state-vector : (fsm-state(0 to 2));  
      --!! states : (s0, s1, s2, s3, s4);  
      --!! state-encoding : ('000', '001', '010', '011', '100');  
      --!! arcs : (s0 => s0, s0 => s1, s0 => s2,  
                   s1 => s2, s1 => s3, s2 => s2,  
                   s2 => s3, s3 => s4, s4 => s0);  
      --!! end fsm;  
  } } } } } } } } }
```

END;

FIG. 88

entity FSM:FSM

850




FIG. 9